# CMS Pixel Chip PSI 46 - on wafer testing results -



Cristian Gingu,
Boris Baldin,
William Wester
Fermilab, February 10, 2004



### Overview

- This is a summary of testing procedure and report file content for PSI 46 wafer testing.
- We have two wafers, each with 66 reticles. Each reticle has four PSI 46 chip versions, labeled A, B, C and C-T.

### PSI 46 Test file structure

#### The main steps during a chip test are:

- Set interface board I 2C address (adrsl), calibrate pulse number (ncal), trigger pulse number (ntrig), token delay (tokendel), PSI 46 and I 2C frequency (freq) and I 2C clock to 'external'. These parameters are not changed during test.
- Load interface board FIFOs with
  - a) PSI 46 DAC settings (suggested values from PSI) and
  - b) program data for all pixels in 'unmask' mode with trim=8 (0 to 16)
- Set programmable power supply ON (psdig=2V, psana=1.5V) and do chip reset
- Read power supply currents and voltages (first time)
- Start FIFO stream download to PSI 46
- Read power supply currents and voltages (second time)
- I ssue a single sequence, do timing reset and do clear calibration (clears all pixels data)
- Start a pixel cycle, which measure two consecutive rows (same column) at a time. Repeat this 40 times (to cover all 80 rows in a column) then go to next column and repeat cycle. In each cycle we use clr\_cal command to clear all pixels, then cal\_pix command to enable two new rows.
- Set programmable power supply OFF
- Start data\_analysis program and write report file

### PSI 46 Test file variables (1)

```
'set PSI chip address (0 to 15) as Lower bits for I2C
adrsl.
                         6
                                     'set calibrate pulse crossing number (0 to 255)
ncal,
                        1E
                                     'set L1 trigger pulse crossing number (0 to 255)
ntria,
                         3C
                        22
                                     'PSI/I2C 0=40MHz, 1=40MHz, 2=20MHz, 4=10MHz, 8=5MHz
freq,
                                     'set token delay (1 to 15, zero NOT ALLOWED)
tokendel.
:--- POWER SUPPLY REGULATORS ---
                                     '8CCD power supply -VD
                        0000
psvd,
                                     '4000 power supply -VA
                        0000
psva,
                        0000
                                     '4CCD power supply -VC
psvc,
                                     '6666 power supply -VH
psvh,
                        0000
                        3380
                                     'nominal is 4000 = 2.5V
psdig,
                        2666
                                     'nominal is 2E14 = 1.8V
psana,
:--- ON-CHIP POWER SUPPLY REGULATORS ---
                                     'digital logic power regulator
vdia,
                        0F
                        B4
                                     'analog power regulator
vana,
                                     'sample & hold power regulator
vsh.
                        FF
                        OF
                                     'comparator power regulator
vcomp,
:--- ANALOG PUC ---
                                     'detector leakage current compensation
vleakcomp,
                        0
                                     'preamplifier feedback
vrgpr,
                        0
vwlpr,
                        23
                                     'preamplifier feedback well voltage
vrgsh,
                                     'shaper feedback
                         0
                                     'shaper feedback well voltage
vwlsh.
                        23
                        76
                                     'sample & hold delay
vhlddel.
                                     'pixel trim range
vtrim.
                        1D
                                     'pixel comparator threshold
vthrcomp,
                         5A
```

### PSI 46 Test file variables (2)

```
:--- PI XEL READOUT ---
vbiasbus,
                         26
                                     'dc readout bias current
vbiassf,
                                     'pixel to db sf-current
:--- DOUBLE COLUMN READOUT ---
voffsetop,
                         4B
                                     'offset voltage
vibiasop,
                         6E
                                     'on current
voffsetro,
                                     'offset voltage
                         4B
                         72
vion.
                                     'on current
:--- CHIP READOUT ---
vbiasph,
                         66
                                     'pulse height differential amplifier
                                     'dac event multiplexer
vibiasdac.
                         BC
                                     'chip readout amplifier
vibiasroc.
                        C8
:--- FAST TRIGGER ---
vicolor.
                         64
vnpix,
                         64
vsumcol.
                         64
;--- MISCELLANEOUS ---
                                     'test pulse amplitude
vcal.
                         40
caldel.
                                     'test pulse delay
                         64
:--- WRITE-ONLY DIGITAL REGISTERS ---
rangetemp,
                         0
trig,
                         1B
                                     'trigger latency
                                     'control register
ctrl.
                         0
```

### PSI 46 Test file report (1)

```
2/9/2004
            10:34:06 AM
Chip#1
*****Test 1****
---- After reset #1 ---- ---- After setup #2 ----
Vdo = 1.941V
                     Vdo = 1.873V
Vda = 1.903V
                     Vda =1.859V
Vdg = 1.916V
                     Vdq = 1.864V
Vd25=1.949V
                      Vd25=1.93V
Va16=1.459V
                      Va16=1.421V
Id25=7.81mA
                      Id25=25.54mA
                      I a16=35.55mA
I a16=0.01mA
```

Col=0 Col=0	Row=0 and 1 Row=0			
UB	1577 1576	1578	2	
В	1998 1998	1998	0	
LD	2197 2196	2198	2	
CO_1	1949 1948	1950	2	
C1_1	1909 1908	1910	2	
A0_1	2449 2448	2451	3	
A1_1	2270 2270	2270	0	
A2_1	2496 2494	2497	3	
Charge_1	2126 2124	2129	5	
CoI=O	Row=1			
UB	1577 1576	1578	2	
В	1998 1998	1998	0	
LD	2197 2196	2198	2	
CO_2	1915 1914	1917	3	
C1_2	1910 1910	1911	1	
A0_2	2449 2448	2450	2	
A1_2	2270 2269	2271	2	
A2_2	2234 2233	2234	1	
Charge_2	2256 2254	2258	4	

#### Report file contains:

- Chip number, date, time.
- Analog and digital supply currents and voltages before and after chip setup.
- Then a statistic on each pixel cell follows. It contains (see left example):
  - · Column (0 to 51) and Row (0 to 79) number.
  - Parameter mnemonic (UB = UltraBlack, B = Black, LD = LastDac, CO\_1 = Column bit 0 on first pixel, A1\_2 = Row bit 1 on second pixel, Charge\_1 = Charge on first pixel)
  - Average, Minimum, Maximum and Range (max-min) over all ADC readings (we do 5 readings for each pixel)
- For a valid ADC data see left example. This pixel is considered PASS (TestResult(2)=0).

### PSI 46 Test file report (2)

```
Col=1
          Row=14 and 15
                 multiple hits response FAIL 832
                 multiple hits response FAIL 832
Col=1
          Row=16 and 17
                 multiple hits response FAIL 820
                 multiple hits response FAIL 820
         17
Col=1
         Row=18 and 19
                 multiple hits response FAIL 1016
         18
                 multiple hits response FAIL 1016
Col=1
          Row=20 and 21
found fifostat b=55 FAIL
                  not responding FAIL -1
         20
         21
                  not responding FAIL -1
Col=1
         Row=22 and 23
found fifostat b=55 FAIL
                  not responding FAIL -1
         22
         23
                  not responding FAIL -1
```

```
        Col=0
        Row=0 and 1

        0
        0
        only UB, B, LD response FAIL 40

        0
        1
        only UB, B, LD response FAIL 40

        Col=0
        Row=2 and 3

        0
        2
        only UB, B, LD response FAIL 40

        0
        3
        only UB, B, LD response FAIL 40
```

Col=26	Row=	66 and 67	
26	66	ambiguous response FAIL 70	
26	67	ambiguous response FAIL 70	
Col=26	Row=	68 and 69	
26	68	ambiguous response FAIL 72	
26	69	ambiguous response FAIL 72	

- If the ADC data is not valid, one of the following failures occurs:
  - If there is no token out, that pixel pair is qualified as 'not responding FAIL' (TestResult(2)=1)
  - If there is token out but no pixel response, that pixel pair is qualified as 'only UB, B, LD response FAIL' (TestResult(2)=2)
  - If only one cell out of two is responding, that pixel pair is qualified as 'only one row response FAIL' (TestResult(2)=3)
  - If more than two hits are received, that pixel pair is qualified as 'multiple hits response FAIL' (TestResult(2)=4)
  - All other cases are qualified as 'ambiguous response FAIL' (TestResult(2)=5)
- NOTE: The number after FAIL is related to the ADC/FIFO word count received.

```
Col=13
          Row=42 and 43
found fifostat b=55 FAIL
                  not responding FAIL -1
13
         42
13
         43
                   not responding FAIL -1
Col=13
          Row=44 and 45
found fifostat b=55 FAIL
                  not responding FAIL -1
13
                  not responding FAIL -1
13
         45
```

### PSI 46 Test file report (3)


******	*****	*****	***
column and row repeat	ahility is <7		
Column Levels	ubility 13 Vi		
CO_LO 1954 1918	1988	70	
CO_L1 2080 2044	2108	64	
CO_L2 2214 2178	2251	73	
CO_L3 2338 2305	2371	66	
CO_L4 2444 2407	2464	57	
C1_L0 1973 1943	2003	60	
C1_L1 2091 2050	2131	81	
C1_L2 2215 2184	2247	63	
C1_L3 2337 2305	2370	65	
C1_L4 2446 2414	2478	64	
C1_L5 2535 2501	2568	67	
Row Levels	2300	07	
A0_L0 1971 1924	2017	93	
A0_L1 2099 2051	2146	95	
A0_L2 2232 2184	2279	95	
A0_L3 2354 2305	2400	95	
A0_L4 2463 2414	2511	97	
A1_L0 1967 1923	2005	82	
A1_L1 2093 2051	2134	83	
A1_L2 2226 2183	2266	83	
A1_L3 2338 2304	2373	69	
A1_L4 2447 2413	2480	67	
A1_L5 2536 2500	2570	70	
A2_L0 1971 1924	2017	93	
A2_L1 2099 2052	2145	93	
A2_L2 2230 2183	2277	94	
A2_L3 2352 2304		96	
A2_L4 2461 2412	2510	98	
A2_L5 2549 2499		97	
Universal Levels	2370	71	
LO 1918 2017	99		
L1 2044 2146	102	27	
L2 2178 2279	101	32	
L3 2304 2400	96	25	
L4 2407 2511	104	7	
L5 2499 2596	97	-12	
***********			

- After all pixels were reported as described, a kind of summary follows.
- The ADC measurement repeatability is reported. It is defined as the maximum range value, over all 4160 pixels, for all Column and Row address readings, for all 5 readings. The UB, B, LD and Charge ranges are not considered.
- Starting from Column and Row average ADC data for each pixel (see previous slide description), the five/six analog levels (L0, L1, L2, L3, L4, L5) are extracted: average, min, max and range over all pixels that provided good ADC data (PASS). This is done for each 'bit' at a time, i.e. C0, C1, A0, A1 and A2.
- Then a kind of 'Six Universal Levels' are inferred, regardless of column or row address provenience (see left example). The first value is the minimum over all associated columns and row level, the second column is the maximum, then the range, and the last column is the 'gap' between two consecutive levels. We can see from the (typical) left example that the analog level range is about 100 conts wide, with a separation of >25 conts between L0, L1, L2 and L3. This is decreased to 7 conts between L3 and L4 and finally L5 overlaps L4 with 12 conts.
- The last part of the report is just a listing of all pixels (if any) that failed (see previous slide categories): pixel column, row, type of failure

```
1 76 only UB, B, LD response 40
1 77 only UB, B, LD response 40
1 78 only UB, B, LD response 40
1 79 only UB, B, LD response 40
160 pixels FAI L
L4_max >= L5_min overlap FAI L
****** END OF TEST ******
```

```
*********
REPORTING FAILED PIXELS
all pixels PASS
L4_max >= L5_min overlap FAIL
***** END OF TEST *****
```

### Wafer testing results (1)



- During testing, NUCLEUS Wafer Map is updated with testing results. This is convenient for 'in time' visual check of test status.
- There are six TestResult(1 to 6) numbers that can be monitored during wafer testing:
  - TestResult(1) = ADC/FIFO status -> 0 if no errors, +1 if fifostat\_b error, +2 if fifostat\_e error
  - TestResult(2) = ADC word count -> 0 = no errors, 1 = pixel not responding, 2 = only UB, B, LD response, 3 = only one pixel response, 4 = multiple hits, 5 = ambiguous response
  - TestResult(3) = Analog Levels Overlap -> 0 if no errors, +1 if L0\_max > L1\_min, +2 if L1\_max
     > L2\_min, +4 if L2\_max > L3\_min, +8 if L3\_max
     > L4\_min, +16 if L4\_max > L5\_min
  - TestResult(4) = Pixels -> 0 = all pixels PASS,
     n = 1 to 4160 if n pixels FALL
  - TestResult(5) = Id(mA) -> digital current supply in mA
  - TestResult(6) = Ia(mA) -> analog current supply in mA
- Convention used for chip number: Chip I D number
   1 in position (R), then increase by one as going from left to right in one row. Rows are measured from bottom to top. There are 66 reticles per wafer.

### Wafer testing results (2)

#### PSI 46 - wafer 1 - version A - Failure summary

```
    All chips had L4_max >= L5_min overlap FAIL

           160 pixels failed (col1 and col2, all with failure type 'only UB, B, LD response'


    Chip#5

              RETESTED => identical result, same 162 pixels failed same way MARGINAL
Chip#13
           not responding =>all 4160 pixels failed and Ia=Id=OmA
                                                                         DFAD


    Chip#18 4160 pixels failed in different ways,

              RETESTED=>276 pixels failed in different ways
              This chip might need special DAC settings (?)
                                                                         MARGINAL
            not responding =>all 4160 pixels failed and la=ld=0mA
Chip#22
                                                                         DFAD
            only UB, B, LD response =>all 4160 pixels failed
Chip#27
              RETESTED => identical result Id=36mA. Ia=35mA
                                                                         DEAD
• Chip#52
            4160 pixels failed in different ways, Ia=0mA, Id=9mA
              RETESTED => all pixels PASS
                                                                         PASS!!!
              RETESTED again => all pixels PASS
                                                                         PASS!!!
            480 pixels failed with only UB, B, LD response
• Chip#54
              RETESTED => identical results (col22,23,26,27,28 and 29)
              This chip might need special DAC settings (?)
                                                                         MARGINAL
• Chip#55
            990 pixels failed with only UB, B, LD response, (col39, row51 to end)
              RETESTED => 960 pixels failed with only UB, B, LD response (col40 to 51)
              This chip might need special DAC settings (?)
                                                                         MARGINAL
            not responding =>all 4160 pixels failed and Ia=0mA
Chip#60
                                                                         DEAD
• Chip#61
            not responding =>all 4160 pixels failed and Ia=Id=0mA
                                                                         DEAD
Chip#66
            not responding =>all 4160 pixels failed and I a=I d=0mA
                                                                         DEAD
```

### Wafer testing results (3)



### Wafer testing results (4)



### Wafer testing results (5)

#### PSI 46 - wafer 1 - version B - Failure summary

```
    All chips had L4_max >= L5_min overlap FAIL

            not responding =>all 4160 pixels failed BUT Ia=35mA, Id=76mA

    Chip#1

              RETESTED => identical result, BUT on the scope you can see pixels' analog response WITOUT
                     token-out signal present (because of high value of Id?) MARGINAL
            2 pixels failed (col32, row60,61, failure type is 'ambiguous response FALL 148')

    Chip#8

              RETESTED => all pixels PASS
                                                                           PASS
            not responding =>all 4160 pixels failed and la=ld=0mA
                                                                          DFAD
Chip#13
           2 pixels failed (col11, row20,21, failure type 'only one row response')
Chip#18
              RETESTED => identical result, same 2 pixels failed same way. MARGINAL


    Chip#22 not responding =>all 4160 pixels failed and la=ld=0mA

                                                                          DEAD
• Chip#60 162 pixels failed (in col46,47,51 with different failure types: 'only UB, B, LD' or 'ambiguous response'
            or 'only one row response') and Ia=35mA, Id=52mA
              RETESTED => now 250 pixels failed (this includes previous 162 but now with slightly different
                    failure types each) and Ia=33mA, Id=50mA
                                                                          MARGINAL
• Chip#61
            not responding =>all 4160 pixels failed and Ia=Id=0mA
                                                                          DEAD


    Chip#62 162 pixels failed (col41, row20,21 and col42 and 43 all rows, all with 'only UB, B, LD')

              RETESTED => identical result, same 162 pixels failed same way MARGINAL
Chip#66
            not responding =>all 4160 pixels failed and la=ld=0mA
                                                                          DEAD
```

### Wafer testing results (6)



### Wafer testing results (7)



# Wafer testing results (8)

#### PSI 46 - wafer 1 - version C - Failure summary

•	All chips ha	d L4_max >= L5_min overlap FAIL	
	Chip#3	2 pixels failed (col27, row6,7, only one row responding)	
	·	RETESTED => identical result, same pixels failed same way	MARGINAL
•	Chip#10	160 pixels failed (col0 and col1, only UB, B, LD)	
		RETESTED => all 4160 pixels failed 'not responding'	MARGINAL
•	Chip#13	not responding =>all 4160 pixels failed and la=ld=0mA	
		RETESTED => identical result, same pixels failed same way	DEAD
•	Chip#18	3840 pixels failed (col4,5 'only UB, B, LD', col6 to 51 'not responding')	
		RETESTED => identical result, same pixels failed same way	DEAD
•	Chip#22	not responding =>all 4160 pixels failed and la=ld=0mA	
		RETESTED => identical result, same pixels failed same way	DEAD
•	Chip#23	not responding =>all 4160 pixels failed and Ia=0mA, Id=17mA	
		RETESTED => identical result, same pixels failed same way	DEAD
•	Chip#48	152 pixels failed (from col48, row8 to col49, row79, 'only UB, B, LD)	
		RETESTED => identical result, same pixels failed same way	MARGINAL
•	Chip#49	160 pixels failed (col12,13, 'only UB, B, LD)	
	01.1 "=4	RETESTED => identical result, same pixels failed same way	MARGINAL
•	Chip#51	114 pixels failed (col20 and 21, rows 24 to 79, 'only UB, B, LD)	MAROLNIAL
	01: "50	RETESTED => identical result, same pixels failed same way	MARGINAL
•	Chip#53	not responding =>all 4160 pixels failed and la=63mA, Id=106mA	DEAD
	Chin#E4	RETESTED => identical result, same pixels failed same way	DEAD
•	Chip#54	640 pixels failed (col10 to 17, row0 to 79, 'only UB, B, LD)	DEAD
	Chip#56	RETESTED => identical result, same pixels failed same way	DEAD
•	Criip#56	960 pixels failed (col40 to 51, 'only UB, B, LD)	DEAD
	Chip#60	RETESTED => identical result, same pixels failed same way 4160 pixels failed in mixed ways and Ia=28mA, Id=53mA	DEAD
Ť	CHIP# 00	RETESTED => similar mixed failures result	DEAD
	Chip#61	not responding => all 4160 pixels failed and I a=I d=0mA	DEAD
	Offip# Of	RETESTED => identical result, same pixels failed same way	DEAD
	Chip#66	not responding =>all 4160 pixels failed and Ia=Id=0mA	DENO
	5.11p# 00	RETESTED => identical result, same pixels failed same way	DEAD
		RETESTED - Monthour Fosuity sumo privots runou sumo way	

### Wafer testing results (9)

#### PSI 46 - wafer 1 - version CT - Failure summary

- All chips had 328 pixels failed this way: no response from col48 to 51 (320 pixels) and col6 and 7 row0 and 1 (4 pixels) with only UB, B, LD; for col6 and 7 row2 and 3 only one row response (4 pixels)
- Because of previous failure type, apart from the usual L4 max >= L5 min overlap we have also a report of L3 max >= L4 min
- The following summary reports all pixels failed (including the above 328) but the failure type is reported only for the extra pixels failed

• Chip#1	O 2410 pixels failed (col22 to 51 with no response and col15 row4,5 on	ly one row responding)
	RETESTED => identical result, same pixels failed same way	DEAD
• Chip#1	3 not responding =>all 4160 pixels failed and Ia=Id=0mA	DEAD
• Chip#1	4 330 pixels failed (col17, row52, 53, only one row responding)	
	RETESTED => identical result, same pixels failed same way	MARGINAL
• Chip#1	7 1814 pixels failed (misc. pixels and failures) I a=31mA, I d=48mA	
	RETESTED => 1816 pixels failed	DEAD
<ul><li>Chip#1</li></ul>	8 330 pixels failed (col9, row46,47, only one row responding)	
	RETESTED => identical result, same pixels failed same way	MARGINAL
• Chip#2		DEAD
• Chip#2	6 330 pixels failed (col14, row72,73, only one row responding)	
	RETESTED => identical result, same pixels failed same way	MARGINAL
• Chip#6		
	RETESTED => identical result, same pixels failed same way	MARGI NAL
• Chip#6		DEAD
• Chip#6	6 not responding =>all 4160 pixels failed and I a=I d=0mA	DEAD

#### PSI 46 - wafer 1 - all versions Yield summary

- Considering as FALL all previous chips categorized as DEAD or MARGINAL, the yield on wafer 1 is:
- Version A (66-10)/66 = 84.84%
- Version B (66-8)/66 = 87.87%
- Version C (66-15)/66 = 77.27%
- Version CT (66-10)/66 = 84.84%

# Wafer testing results (10)

#### PSI 46 - wafer 2 - Test program changes

- The program was modified to decrease the testing time. Since the most time consuming step is RS232 communications between computer and tester-box we included all pixels from a double column into one RS232 command stream. This way the time decreased from ~10min/chip to <2min/chip (each pixel measured 5 times).
- I tested this way Version A and B from the second wafer.
- A last modification in the test program was to include the charge linearity test by ramping VCAL and monitoring the charge response value. The threshold (trim bits) is constant and same as in the previous test case (set to 8 from a range of 0 to 15). After measuring all pixels with one VCAL setting, the VCAL is increased and all pixels are measured again. This is done for VCAL=64, 96, 128 and 160 decimal settings, or equivalent 40, 60, 80, A0 hex settings.
- The report file is similar, just four times larger since it reports each pixel data for each VCAL setting (look for VCAL1, VCAL2, VCAL3 and VCAL4 in text report file). Also, at the end of the file there is a kind of table labeled "Pixel Charge vs. VCAL dependence":

**************************************								
Pixel Charge	e vs. V	'CAL deper	ndence					
Col Row	VCAI	L CHARGE	VCAL	+CHARGE	VCAL	+CHARGE	VCAL	. +CHARGE
0 0	64	2128	96	8	128	18	160	0
0 2	64	2082	96	14	128	18	160	0
0 4	64	2079	96	13	128	16	160	0
0 6	64	2130	96	12	128	15	160	-1
0 8	64	2106	96	16	128	14	160	2
0 10	64	2140	96	12	128	20	160	-5

- Row numbers increase in steps of two because only the first pixel readout charge is sensitive to VCAL, the second pixel is not sensitive to changes in VCAL (known design problem).
- The first charge is in absolute ADC counts; then only the difference between two consecutive VCAL values is reported. We can see that somewhere between VCAL=128 and VCAL=160 the charge increase saturates. Also, going with VCAL=32 makes many pixels to not respond (again, threshold trim bits are set to decimal 8).

#### PSI 46 - wafer 2 - Version A - Chip40 and Chip25 Charge Linearity Tests

- We can make few comments on this linearity test. For those interested, there is an Excel file which contains the following measurements:
  - Comparison between 2 and 4 ADC measurement of each pixel the conclusion is that we don't necessary need to repeat pixel measurements many times; I decided to continue with only 2 measurements per pixel (test time ~3.5min)
  - · Comparison between Version A chip 40 measured in different conditions, including chuck temperature variation.
  - Similar tests done on Chip#25. I did these investigation because it was observed that there is a double column dependence of the readout charge (see next slides and Excel file for details). The VCAL=64 charge value has a spread of ~100 ADC counts inside one double column. The charge slope dependence on VCAL (measured as Charge@VCAL=128 Charge@VCAL=64) and has a slight but visible decrease from the first pixel (col0, row0) to the last pixel (col51, row 80).
  - · The measurement conditions are the following:

### Wafer testing results (11)

Meas1 - first measurement, done when the full wafer was tested

Meas2 – repeat meas. on chip#40 one day after Meas1 (testing time ~3.5min/chip). Results are very close (see residuals in excel file).

Meas3 – immediately repeat Meas2 to see if double column dependence is affected by chip warming drift during testing. No drift seen.

Meas4 - do the same test, but instead of measuring all double column, do measure only double column 13 for 26 times.


Meas5 - similar with Meas4 but this time for the first double column.


Meas6 - similar with Meas4 but this time for the last double column.

Meas7 - repeat measurements of all pixels, all double columns when wafer was cooled down to +5deg. Celsius.

Meas8 - repeat Meas7 (5deg. Celsius) second time.

For Chip#25 I have a set of two measurements: Meas1 is data from the full wafer measurement (similar with Meas1), and Meas2 when the wafer was cooled down to 5deg. Celsius







### Wafer testing results (12)

Chip40, Meas1, room temperature, (VCAL=128)-(VCAL=64)

Common Note: On horizontal axis (which is a kind of pixel index) each double column has 80 (valid) pixels charge data (again, we are reading two rows at a time, but only first reading data shows charge dependence on VCAL thus instead of 160 pixels per double column we have only 80 valid ones). The vertical axis is in our ADC counts and that is 1ADC=0.5mV differential signal




Chip40, Meas7, 5deg.C, (VCAL=128)-(VCAL=64) Note a small shifting up of the distribution, about 10 ADC counts on average. Also the data spread seems to be wider.




# Wafer testing results (13)

Chip40, Residuals of Meas3-Meas2 (room temperature, all double columns)




#### Chip40, Residuals of Meas8-Meas7 (5deg. Celsius, all double columns)




### Wafer testing results (14)

#### PSI 46 - wafer 2 - version A - Ia

Note that comparing with wafer 1, digital supply current has a similar distribution (15 to 35mA centered around 25mA) but the analog supply current distribution is shifted about 10mA down, between 15 to 35mA centered around 25mA instead of 25 to 45mA centered around 35mA.





### Wafer testing results (15)

#### PSI 46 - wafer 2 - version A - Failure summary

Chip#24,50 with 2 respectively 160 pixels failed (only one row responding)

RETESTED => identical result, same pixels failed same way for all VCAL

**MARGINAL** 

• Chip#51 4160 pixels failed with ambiguous response, Id=9mA, Ia=0mA

RETESTED => PASS when VCAL=64 and 96, 2pixels failed (multiple hits) when VCAL=128,

38pixels failed (multiple hits) when VCAL=160

**MARGINAL** 

• Chip#60 76,72,70,77 pixels failed in col35 when VCAL=64,96,128 respectively 160 (only UB,B,LD)

RETESTED => 76,74,72,72 pixels failed in col35 when VCAL=64,96,128,160

**MARGINAL** 

Chips#5,13,22,43,52,61,62,63,66 not responding =>all 4160 pixels failed

**DEAD** 

#### PSI 46 – wafer 2 – version B – Failure summary

• Chip#1 422 pixels failed

RETESTED => 118,38,PASS,PASS pixels failed when VCAL=64,96,128 respectively 160

**MARGINAL** 

 Chip#18,20 with 2 respectively 160 pixels failed (only one row responding) on all VCAL values RETESTED => identical result, same pixels failed same way for all VCAL

**MARGINAL** 

Chips#12,13,22,52,61,62,63,66 not responding =>all 4160 pixels failed

**DEAD** 

#### PSI 46 - wafer 2 - version C - Failure summary

• Chip#1 PASS,PASS,152,820 pixels failed when VCAL=64,96,128 respectively 160 RETESTED => PASS for all VCAL

**MARGINAL** 

 Chip#8 with 118,160,160,160 pixels failed when VCAL=64,96,128 respectively 160

**MARGINAL** 

RETESTED => identical result, same pixels failed same way with 2,2,2,2 pixels failed when VCAL=64,96,128 respectively 160 (col10 row24,25 only one row response) Chip#12 **MARGINAL** 

RETESTED => identical result, same pixels failed same way

• Chip#27 with 2 pixels failed when VCAL=64 (col14 row54,55 ambiguous response)

RETESTED => identical result, same pixels failed same way

**MARGINAL** 

with 2,2,2,2 pixels failed when VCAL=64,96,128 respectively 160 (col35 row78,79 only one row response) • Chip#52 RETESTED => identical result, same pixels failed same way **MARGINAL** 

Chips#13,22,42,43,54,55,61,62,63,66 not responding =>all 4160 pixels failed

**DEAD** 

### Wafer testing results (16)

#### PSI 46 - wafer 2 - version CT - Failure summary

- All chips had 328 pixels failed this way: only UB,B,LD from col48 to 51 (320 pixels) and col6 and 7 row0 and 1 (4 pixels) with only UB, B, LD; for col6 and 7 row2 and 3 only one row response (4 pixels)
- The following summary reports the extra pixels failed with their failure type
- Chip#39 +160 pixels failed on all VCAL values (col30 and 31, only UB,B,LD)

RETESTED => identical result, same pixels failed same way for all VCAL

• Chip#50 +160 pixels failed on all VCAL values (col4 and 5, mixed failures)

RETESTED => identical result

Chips#13,22,32,54,55,61,62,63,66 not responding =>all 4160 pixels failed

**MARGINAL** 

MARGINAL

**DEAD** 

#### PSI 46 - wafer 2 - all versions Yield summary

- Considering as FAIL all previous chips categorized as DEAD or MARGINAL, the yield on wafer 1 is:
- Version A (66-13)/66 = 80.30%
- Version B (66-11)/66 = 83.33%
- Version C (66-15)/66 = 77.27%
- Version CT (66-11)/66 = 83.33%

#### PSI 46 - wafer 1 and 2 general comments

- Wafer 1 I D is ARCN8QX
- Wafer 2 I D is A3CN6EX
- Some chip (reticle) numbers fail almost on all versions, like for example #13 or #61, 62, 63 and 66. While it can be verified that, say, #13 version A is located on the edge of the wafer and it has indeed some pads missing and thus will always fail, this is not a common explanation.